Questions tagged [memory]
Consider instead more specific tags, e.g., dram, sram, flash
878
questions
0
votes
1
answer
58
views
Bit Banding in STM32 CORTEX M4
I am confused in the bit banding of Cortex M4. I was going through the datasheet of STM32F446ZE and found in the memory map there was only written SRAM (112 kB aliased
By bit-banding) What does that ...
0
votes
2
answers
87
views
How does PCIe work?
I have gotten very confused with how PCIe works. I read that PCIe is a memory mapped protocol. That is, if the GPU wants to write to the CPU it will access the DDR memory located on the motherboard ...
1
vote
1
answer
75
views
Core memory output line question
How is a bit read from the core memory pictured below? I understand current through 1 and 1 vs 0 and 0 will change the torus magnets field setting a bit. I’m confused how this field is read back using ...
1
vote
1
answer
93
views
Remote update firmware for MCU
I am planning to implement a remote firmware update for my MCU and seek recommendations on the necessary features for the MCU. Specifically, I would like to understand the requirements regarding ...
2
votes
1
answer
295
views
Memory view is showing multiple bytes change after a single byte is assigned to a register. Why?
I am debugging an issue I have on a legacy codebase that is running on an atxmega32c4u chip. I am writing single bytes to registers in PORTC, but the memory view is showing multiple bytes change. The ...
0
votes
0
answers
77
views
SRAM not writing properly after radiation exposure
I have an SRAM memory device GM76C88AL with this datasheet. The RAM was exposed to a radioactive beta source (~2MeV) for some time (about 2 hours). The source was just right above it (placed on it), ...
1
vote
0
answers
59
views
Creating ping-pong buffer using a simple dual port RAM
In this buffer, we have two sections. Let's call these A and B. At one time we write into one but read from the other. So we write into A and read from B, or we write into B and read from A. We can ...
0
votes
1
answer
59
views
How to access more storage?
I am doing a project with an STM32 chip. It needs to access megabytes of storage, but the chip can only access up to 32 Kilobytes of Flash memory.
Is there a way to add more memory?
0
votes
1
answer
39
views
Simplest way to interface a high-speed (125 Msps) ADC: FIFO, RAM, SerDes or FPGA
I have a 1.8 V, 125 Msps ADC (ADS4125) with an output of 12-bit parallel LVDS or CMOS. The system is operating in bursts: the data is sampled for 8 - 30 us, with a 100 ms wait time in between. I need ...
0
votes
1
answer
58
views
How to handle unused 32-bit data, dqs and dbi on DDR4 SODIMM module
In a design, I have used a DDR4 SODIMM module, which has 64-bit data, thus 8 groups of data (DQ), DQS and DBI.
However, I will only use the lower 32 bit on the module, thus have to handle the ...
1
vote
1
answer
89
views
How are oscilloscopes able to fill DDR SDRAM memory without interruptions from memory refresh?
From the many teardown videos, it is clear that modern oscilloscopes mostly use DDR memory. But this memory needs to be refreshed periodically. Which should interrupt the data stream. I understand ...
0
votes
0
answers
53
views
Weird SRAM failures when heat is applied to the system and when probed
I'm providing assistance on a project that is encountering some interesting behavior on an SRAM memory device when environmental temperature goes up or when someone probes/touches lines associated ...
6
votes
3
answers
228
views
Behaviour of uninitialised RAM in an ASIC
This is a question for anyone with experience designing or with a deep knowledge of volatile memory in an ASIC. E.g. chip designers or silicon process engineers.
We are using the ET1200 EtherCAT ASIC (...
0
votes
2
answers
64
views
STM32H matrix-vector-multiply throughput
Ill be working with a board that has a STM32H743 on it, and I have a hard time reasoning about the f32 matrix-vector multiply performance I can expect of the m7 core. As I understand the core itself, ...
1
vote
1
answer
218
views
What does transfer rate in RAM actually mean? How do you actually measure it?
From what I gather, transfer rate is how many bits you transfer via the bus at once with every clock. So the formula would be: frequency (in MHz) * 2 (because of DDR) * bus width (because I think it's ...