Questions tagged [nmos]
A n-channel metal-oxide semiconductor (nMOS) transistor has n-type carriers in the channel. A positive voltage on the gate turns inverts the substrate (PWell) creating the channel and turning the device on. The term may also be used to describe logic circuits built around nMOS transistors.
481
questions
3
votes
1
answer
50
views
Voltage drop in NMOS inverter with enhancement load
In the enhancement load NMOS inverter, why is the voltage drop across M2 at least equal to Vth when VIN is low ?
Is it because for M2 when VIN is low the voltages VGS = VDS, so VDS > VGS - Vth and ...
1
vote
1
answer
62
views
Analyzing \$g_m\$ vs \$V_{in}\$ for a common source config
I had this doubt while going through the book "Design of Analog CMOS Integrated Circuits" by B. Razavi, if we are to plot \$g_m\$ vs \$V_{in}\$ for the above circuit, then we have \$g_m\$ =0 ...
0
votes
2
answers
117
views
How do you justify energy band bending in an unbiased MOS Capacitor?
Here is a MOS Capacitor:
(Image source: Chapter 5 of Modern Semiconductor Devices for Integrated Circuits by Dr. Chenming Hu)
Now lets consider the idea that the gate voltage is held at 0V, just like ...
1
vote
2
answers
111
views
Why simulation of single NMOS/PMOS on LTspice has big difference with manual calculation using Level 1 Standard Parameters?
I am researching the mode of operation on PMOS and NMOS using Level 1 standard parameters.
This is the information of the NMOS circuit to be designed.
Using transistor model level 1 parameters, ...
0
votes
1
answer
53
views
How to interpret MOSFET connections and voltages
I have a few simple question about MOSFETs on how to interpret their symbols and how the pins and gate voltage are defined.
• I see symbols with the Source shown on the top and Drain on the bottom, ...
1
vote
1
answer
94
views
How to determine rise and fall times of MOSFET
Rise and fall times of a PWM switching MOSFET must be paid attention because too slow switching times will decrease the efficiency and too fast will cause ringing. I want to know how to choose a rise ...
0
votes
0
answers
36
views
Transistor failure in multi channel high frequency AC signals
[Intro]
To begin with, I am an undergraduate electrical engineering student working on my senior project. I wanted to make a wireless charging pad like that of Tesla's wireless charging platform and ...
0
votes
1
answer
47
views
Driving NMOS source with a separate power supply
I am trying to see whether I can turn on 28 V voltage rail from a 5 V input signal using an N-channel MOSFET (NMOS). I am using IRF530N for now which has a threshold voltage of 4 V. I just modeled it ...
2
votes
1
answer
321
views
Will my gate driver work for this situation?
This is my own design, I did a gate driver for the MOSFET. Would this design work, or should I instead use a gate driver IC?
1
vote
0
answers
25
views
A simple NMOS circuit simulation. Is there a way I can use KCL to find Id instead of doing Id equation?
I know the traditional way to solve this, you find Vgs then you try to find Id.
But for this circuit, we already can figure out the current flowing through the 2K and 3K by doing KVL(assuming I1). Is ...
1
vote
1
answer
27
views
is Vov of a nMos always VGS - Vt?
Looking at this graph from Analog Circuit Design Discrete and Integrated by Sergio Franco, is it always true that Vov = VGS - Vt? or is this only true at pinchoff point?
1
vote
1
answer
53
views
Reconciling High Drain Voltage with Typical V_BE Drop in nMOS+PNP IGBT Configuration
I'm examining two design methodologies for IGBTs (Insulated Gate Bipolar Transistors) and have encountered a puzzling issue regarding the drain voltage in the nMOS part of an nMOS+PNP IGBT ...
0
votes
0
answers
29
views
Multism simulation for NMOS type circuit, why I am not getting the expected graph?
I am trying to simulate my circuit for one of the question problems. The question looks like this
I have written a MATLAB script to see the expected graph
...
0
votes
1
answer
187
views
Why is this LDO circuit not working?
I am trying to generate 5 V with this circuit for a load of 100 mA with a 2% tolerance in the output voltage. I don't want to use LDO ICs due to various reasons.
My intention here is to enable/disable ...
0
votes
2
answers
230
views
What is the difference between an N-MOS FET and a tri-state buffer? [closed]
Is an N-MOS FET an equivalent of a tri-state buffer, where the source is the input, the gate is the enable, and the drain is the output?