Skip to main content

All Questions

Tagged with
1 vote
1 answer
153 views

Mosfet Linear Region LTspice simulation

I have a question regarding a mosfet simulation I am trying to perform. Here is the circuit in question. We can see that Vd=1kV , Vs=0V and Vg=10V(it is a pulsed source) Now to my understanding I ...
DRF's user avatar
  • 536
1 vote
2 answers
81 views

MOSFET not saturating when Vds > Vgs - Vth

According to Wikipedia, the drain current (\$I_d\$) should stay relatively constant when \$V_{ds} > V_{gs} - V_{th}\$: (By User:CyrilB - File:IvsV_mosfet.png, CC BY-SA 3.0, https://commons....
glibg10b's user avatar
  • 217
0 votes
0 answers
59 views

NMOS Circuit analysis where the drain and gate are the same

I was trying to solve the following circuit where I have to calculate I_DS and V_DS in the following circuit. So the first thing I noticed, since that the gate and drain are connected, is that this ...
Sydon's user avatar
  • 95
0 votes
1 answer
1k views

MOSFET goes into saturation mode much later

I am using IRLML6346 NMOS in LTSpice. Its threshold voltage is Vt = 0.95V. I plotted the graph of Vds(voltage between drain and source) vs Ids(Current from drain to source) for different values of Vgs(...
Keestu's user avatar
  • 25
0 votes
1 answer
462 views

NMOS/PMOS Saturation

If I recall correctly, saturation occurs if \$V_{GS}>V_{TH}\$ and \$V_{DS}>V_{Dsat}\$ for NMOS. But is there an upper limit for the voltage? Like, when does a transistor not saturate after ...
user avatar
2 votes
2 answers
4k views

How to conclude region of operation for a series combination of MOSFET

I understand that M1 is on and for M2 to be on the intermediate voltage(drain on M1 and source of M2) should be less than 1.5V. Also if M2 is ON then M2 is in saturation since Vds>(Vgs-Vt) for M2. Now ...
Fawaz's user avatar
  • 354
0 votes
3 answers
444 views

Why is one transistor in active and the other in triode?

Vtn = 0.4 V, W = 1um, L1=0.25um, L2=0.5um. For a question I got the circuit above, and the solution said that M1 is in triode and M2 is active. Also, V1 is unknown so I can't figure out how they ...
TheEyesHaveIt's user avatar
-1 votes
1 answer
58 views

Depletion NMOS that's saturated at 0V

May seem like a weird request for a part, but are there any Depletion NMOS out there that is already saturated when you apply 0V to gate or if the gate is not connected?
Dehbop's user avatar
  • 279
2 votes
1 answer
417 views

NMOS saturation mode: why is there no channel?

I have a question about the saturation mode. The cross-section of an NMOS transistor in saturation mode is usually drawn like this: But it seems to me that there can be no current from source to ...
Ruben's user avatar
  • 170