Questions tagged [nmos]
A n-channel metal-oxide semiconductor (nMOS) transistor has n-type carriers in the channel. A positive voltage on the gate turns inverts the substrate (PWell) creating the channel and turning the device on. The term may also be used to describe logic circuits built around nMOS transistors.
482
questions
0
votes
1
answer
148
views
How do I design a RC phase shift oscillator using opamp with the help of cmos (pmos and nmos)?
Designing the opamp using cmos (pmos and nmos) to construct RC phase shift oscillator using opamp with the help of opamp (constructed using cmos.)
CommunityBot
- 1
6
votes
1
answer
558
views
Will this over-voltage protection circuit work?
I am designing a PCBA that is powered from an AC adapter supplying + 19 VDC to the circuit. I want to add a protection against over-voltage, let's say up until + 24 VDC. I came up with the following ...
- 57.5k
1
vote
1
answer
378
views
No DC convergence issue
I am simulating a circuit consists of a clock, a NMOS, and a D flipflop.
I wonder why it gave me the error no DC convergence? How should I fix it?
- 2,892
0
votes
1
answer
157
views
Optocoupler + MOSFET PWM amplifier timing issue
I want to drive a 12V, 1.5A valve from a microprocessor and also provide some isolation. The MCU outputs 3.3V logic, and I have this output going into a common source amp & also have a resistor in ...
CommunityBot
- 1
1
vote
1
answer
460
views
Difference between transfer gate and NMOS switch in CMOS image sensors
I would like to know the difference between the transfer gate (TX) which is used in 4T CMOS Active Pixel Sensor (APS) as mentioned in the below image and a normal NMOS switch.
As far as I know, the ...
CommunityBot
- 1
1
vote
1
answer
261
views
How does an NMOS transistor enter the triode region?
In my book it states that a transistor is in the triode mode when the gate to drain voltage is greater than the threshold voltage or equivalently when the drain to source voltage is less than the ...
- 635
0
votes
1
answer
189
views
MOSFET differential amplifier
I have two questions about this circuit.
As operating points, Vds=(Vdd-Ir*Rd)-(-Vgs). I do not understand why we put -Vgs.
The second question is, if we take only one output (Vo1) what would Acm (...
CommunityBot
- 1
0
votes
1
answer
189
views
Does the AC analysis on LT spice find the voltage and current due to both DC and AC sources?
Does the AC analysis on LT spice find the voltage and current due to both DC and AC sources? Or must i do an op point analysis and a DC analysis? Im being asked to plot the voltage across Rs as a ...
CommunityBot
- 1
1
vote
1
answer
64
views
Analyzing \$g_m\$ vs \$V_{in}\$ for a common source config
I had this doubt while going through the book "Design of Analog CMOS Integrated Circuits" by B. Razavi, if we are to plot \$g_m\$ vs \$V_{in}\$ for the above circuit, then we have \$g_m\$ =0 ...
- 15.1k
1
vote
1
answer
201
views
How will NMOS Vt be effected if the bulk and source is not at GND but at higher positive potential due to isolated pwell leaking to deep nwell
How will NMOS Vt be affected if the Bulk and Source is not at GND but at higher positive potential due to Isolated Pwell (IPwell) leaking Deep Nwell (DNwell). The IPwell is biased at GND and DNWell is ...
CommunityBot
- 1
3
votes
1
answer
53
views
Voltage drop in NMOS inverter with enhancement load
In the enhancement load NMOS inverter, why is the voltage drop across M2 at least equal to Vth when VIN is low ?
Is it because for M2 when VIN is low the voltages VGS = VDS, so VDS > VGS - Vth and ...
0
votes
2
answers
122
views
How do you justify energy band bending in an unbiased MOS Capacitor?
Here is a MOS Capacitor:
(Image source: Chapter 5 of Modern Semiconductor Devices for Integrated Circuits by Dr. Chenming Hu)
Now lets consider the idea that the gate voltage is held at 0V, just like ...
- 151
0
votes
1
answer
310
views
How to make NMOS resistance emulate a normal resistor?
I am trying to see the behaviour of an NMOS' resistance with gate-source voltage.
This is my NMOS as voltage (Vgs) controlled resistor' schematic (I am doing DC sweep on V2 from 2V to 10V with step ...
CommunityBot
- 1
1
vote
2
answers
112
views
Why simulation of single NMOS/PMOS on LTspice has big difference with manual calculation using Level 1 Standard Parameters?
I am researching the mode of operation on PMOS and NMOS using Level 1 standard parameters.
This is the information of the NMOS circuit to be designed.
Using transistor model level 1 parameters, ...
- 51
0
votes
1
answer
54
views
How to interpret MOSFET connections and voltages
I have a few simple question about MOSFETs on how to interpret their symbols and how the pins and gate voltage are defined.
• I see symbols with the Source shown on the top and Drain on the bottom, ...
- 465k