Questions tagged [nmos]
A n-channel metal-oxide semiconductor (nMOS) transistor has n-type carriers in the channel. A positive voltage on the gate turns inverts the substrate (PWell) creating the channel and turning the device on. The term may also be used to describe logic circuits built around nMOS transistors.
482
questions
34
votes
6
answers
146k
views
In an NMOS, does current flow from source to drain or vice-versa?
In an NMOS, does current flow from source to drain or vice-versa?
This Wikipedia page is confusing me: http://en.wikipedia.org/wiki/MOSFET
The above image confuses me. For the N-channel, it shows ...
33
votes
3
answers
10k
views
Why would a Intel 8080 chip be destroyed if +12 V is connected before −5 V?
The Intel 8080 is a classic microprocessor released in 1974, fabricated using an enhancement-mode NMOS process, and shows various unique characteristics related to this process, such as the ...
28
votes
5
answers
4k
views
Why old PMOS/NMOS logic needed multiple voltages?
Why does old PMOS/NMOS logic needed multiple voltages like +5, -5, and +12 volts?
For example, old Intel 8080 processors, old DRAMs, e.t.c...
I'm interested in the causes on the physical/layout ...
14
votes
1
answer
8k
views
Where are the depletion PMOS transistors?
In school, I was taught about PMOS and NMOS transistors, and about enhancement- and depletion-mode transistors. Here's the short version of what I understand:
Enhancement means that the channel is ...
11
votes
3
answers
1k
views
What does a thick MOSFET symbol mean?
I have come across a bag of about 5,000 n-type MOSFETs (2n7000), and I figured the best thing to do with them is to build a 6502.
I found a diagram of the nMOS 6502 layout
But I am confused as to ...
10
votes
2
answers
4k
views
Why do we use a CMOS for inverting a circuit when the PMOS already achieves that?
The output in a PMOS is as follows:
I/P O/P
0 1
1 0
Why can't I just use this instead of using a CMOS for inverting logic?
(Please ...
10
votes
8
answers
20k
views
Low Drain-Source MOSFET Leakage
I've been looking at the SM74611 Smart Bypass Diode from Texas Instruments and am very impressed with the reported reverse leakage current (0.3uA at 25C). Considering the device has a N-Channel FET, ...
10
votes
3
answers
915
views
Why does the 2N7000 in CircuitLab not behave the same as on my breadboard?
When simulating the 2N7000 in CircuitLab, I was surprised to see that the current was lower than expected for my circuit (90mA at the drain) when the gate is at 3.3 V. So, I built a quick breadboard ...
10
votes
5
answers
876
views
MOSFET failure in a high power AC-DC SMPS buck converter
I've made a AC-DC step down buck converter that converts 220 VAC to a variable 45 to 70 VDC at 5 to 10 A to charge a Li-Ion battery. I'm currently using ESP32 to drive a MOSFET driver (IR2110) to ...
9
votes
1
answer
1k
views
Nmos-bjt darlington pair dc bias. [Homework Help]
I have a homework assignment I need some help with.
I wanted to know if someone could tell me if I'm doing the dc bias calculations correctly, if not, could someone nudge me in the right direction.
I'...
8
votes
1
answer
4k
views
Pull up resistor on P-MOSFET gate. Not working
I am building a battery-powered datalogger that will communicate using cellular signal, based on the ATSAMD21 microcontroller and the SIM5320 cellular modem. To save power, an outside timer ...
8
votes
1
answer
32k
views
How to determine Vth, Kn and delta from NMOS datasheet
Given this two graphs below, how do I determine Vth, Kn and delta from this?
I used this formula's so far:
The graphs are taken from the datasheet of Supertex VN10K
Can someone please help me in ...
7
votes
4
answers
6k
views
Strange behavior from n-channel MOSFET
I'm using BS170 N-channel enchantment enhancement mode MOSFET and have the following circuit:
The idea behind it is that the MOSFET should act as a simple switch and turn the LED on and off depending ...
7
votes
2
answers
9k
views
Do FETs have a Maximum Gate-Drain voltage?
I know FETs have a Absolute max \$|V_{gs}|\$, and a max \$V_{ds}\$. So can we assume, say for an N type, that: $$\text{max}|V_{gd}| = V_{ds} + |V_{gs}|\\$$
7
votes
2
answers
3k
views
Why do we need transmission gate for XOR (transistor level design)?
The following image shows a 6-transistor XOR circuit.
But I don't know why the last 2 gates are needed at all, the circuit can be simplified to:
Is there anything that prevents us from using the ...