Skip to main content

Questions tagged [nmos]

A n-channel metal-oxide semiconductor (nMOS) transistor has n-type carriers in the channel. A positive voltage on the gate turns inverts the substrate (PWell) creating the channel and turning the device on. The term may also be used to describe logic circuits built around nMOS transistors.

0 votes
2 answers
242 views

What is the difference between an N-MOS FET and a tri-state buffer? [closed]

Is an N-MOS FET an equivalent of a tri-state buffer, where the source is the input, the gate is the enable, and the drain is the output?
Sny's user avatar
  • 109
0 votes
0 answers
55 views

Finding the mode of a MOSFET

I'm trying to determine the state of MOSFET \$T_1\$ in the following circuit: We are given that the threshold voltage \$V_\mathrm{T}\$ is \$1.5\ \mathrm{V}\$ and that every voltage source is \$5\ \...
Sam's user avatar
  • 205
1 vote
1 answer
161 views

CMOS (Energy Supply of voltage) [closed]

Can someone please explain why, when \$ln\$ is transitioning from low to high, the energy supplied is \$C_{vdd}\cdot V_{dd}^2\$?
Timothy Garott's user avatar
0 votes
1 answer
192 views

PMOS configured in common gate

This is an NMOS configured in common gate: I am trying to understand what a PMOS configured in common gate would look like. Would Vin and Vout be reversed in this case? So, would VDD be connected to ...
c.leblanc's user avatar
  • 339
0 votes
1 answer
125 views

How is the total gate charge of a MOSFET affected by the temperature?

For P- and N-MOSFETs, Vgsth will decrease (in absolute value) when the temperature rises. What is the impact of the temperature on the total gate charge for P- and N-MOSFETs? What is the order of ...
Rémi Baudoux's user avatar
1 vote
0 answers
114 views

Is there a common N channel MOSFET with Pin1: Gate, Pin2: Drain and Pin3: Source?

I have designed a circuit in which I have used a BSS138 N channel MOSFET as a switch to turn on a 12V 50mA load from a GPIO. During the schematic design in KiCad, I have chosen the wrong symbol. These ...
WhiteShark's user avatar
0 votes
1 answer
119 views

How to make a power switch using MOSFETs?

I am stumped on trying to create a circuit that, through an enable of 3.3V will let +18V go to the load or prevent it from doing so. This is my current approach. I know the pullup resistor should not ...
Noel's user avatar
  • 1
2 votes
1 answer
233 views

How can I take parameters from power NMOS and power PMOS transistors and translate these into LTspice simulations?

I am trying to simulate NMOS and PMOS power transistors in LTspice, but I keep getting error messages about the NMOS being duplicate. Some of the earlier LTspice file is here. I am trying to have a ...
Stephen Elliott's user avatar
3 votes
3 answers
149 views

Is it always given that ground has lower resistance than output even If output is far closer in an inverting nmos? [closed]

Currently I'm learning about MOSFETs (N-MOS and P-MOS) --basically how a transistor works. My question is why does the current always prefer the grounding output even though it is further away than ...
Callidus's user avatar
0 votes
0 answers
45 views

Inverting MOSFET drive circuit, is my scheme correct? [duplicate]

I am an automotive engineer student, building an inverting MOSFET driver (where a MOSFET drives and controls another MOSFET, Vin low -> Main MOSFET closed, Vin high -> Main MOSFET open). My ...
Duy Nguyen's user avatar
3 votes
4 answers
2k views

Alternative to MOSFET transistors as a switch

I am looking for a 3-legged component that can be used as a switch as an alternative to an NMOS transistor. My circuit currently looks the following: - simulate this circuit – Schematic created ...
Carl's user avatar
  • 4,145
1 vote
3 answers
842 views

Bootstrapping circuit vs. charge pump for high side switching

I am designing a circuit where I need to do some high side switching to turn on/off the power to a circuit (part of some protection circuitry). This switching is actually very slow and only occurs ...
Samuel Snerden's user avatar
0 votes
1 answer
57 views

Channel Length Modulation in mos

The follwoing is a screenshot from youtube. According to the model on the left, it's easy to get $$I_{DS} = I_{DSAT} + \frac{V_{DS}} {\frac{1} {\lambda I_{DSAT}}} = I_{DSAT} + \lambda I_{DSAT} V_{DS} ...
kile's user avatar
  • 907
0 votes
2 answers
61 views

Io of NMOS in small signal analysis

The question is almost 7 years old and a few people seemed to be interested in this question. But the person who had posted the question said it's from textbook. I have doubt whether \$I_o\$ it's ...
kile's user avatar
  • 907
3 votes
1 answer
151 views

How to make fast CV/CC transition in linear NMOS regulator?

I want to design a linear regulator based on NMOS with CC/CV capability. I made a circuit with two separate loops (CC and CV), each of which is stable. The problem is in the transition moment when the ...
Vasiliy's user avatar
  • 85

15 30 50 per page
1
2
3 4 5
33