Skip to main content

Questions tagged [manufacturing-process]

The tag has no usage guidance.

0 votes
0 answers
128 views

How can a designer be sure to authorize only legit ICs? How is performed? How are cloned ICs prevented to be activated?

The above diagram is from the IC Activation (locking/unlocking) slide of Fighting against theft, cloning and counterfeiting of integrated circuits by Lilian Bossuet Associate Professor, CNRS Chaire of ...
allexj's user avatar
  • 53
4 votes
0 answers
44 views

Populating MOLEX receptacles at industrial scale

I am a manufacturing engineer charged with implementing process improvements that reduce the total time to build an article. Our volume is such that a one minute reduction in labour results in £1K-£2K ...
placebo_me_please's user avatar
6 votes
3 answers
224 views

Behaviour of uninitialised RAM in an ASIC

This is a question for anyone with experience designing or with a deep knowledge of volatile memory in an ASIC. E.g. chip designers or silicon process engineers. We are using the ET1200 EtherCAT ASIC (...
Rocketmagnet's user avatar
  • 27.5k
6 votes
1 answer
133 views

Is BiCMOS still a popular technology?

A Google search has not yielded much fruit when it comes to this question, but I'm wondering if BiCMOS is still a reasonably popular technology (relative, of course, to any other non-CMOS technology). ...
EE18's user avatar
  • 1,161
8 votes
3 answers
2k views

What shapes can IC dies be?

I know an IC die can be cut into a rectangular shape. Apparently triangles and rhombuses are also possible, but not used. What other tesselations can they be cut into?
Jacob Krall's user avatar
0 votes
1 answer
54 views

Unusual Transconductance Equation

I am a math-heavy electronics noob, and I was reading a paper when I came across this equation: $$g_m=\frac{2 I_D}{\left(V_{G S}-V_{T H}\right)}\left[1-\frac{1}{2} \frac{\theta_1\left(V_{G S}-V_{T H}\...
Thomas Pluck's user avatar
2 votes
2 answers
141 views

Lifting Pins on SMT RJ45 Connector

I'm running into an issue with a specific RJ45 SMT connector where the I'm getting at least 1 pin lifting on >50% of the boards that run through our reflow oven. The rest of the components on the ...
timroberts's user avatar
1 vote
1 answer
54 views

Electronics Manufacturing Engineers: What needs to meet IPC-6012 the finished copper or the starting copper foil?

I have a PCB that has a finished copper thickness of 1 oz on all layers and must meet IPC-6012 requirements for Class 2. Does this mean that the manufacturer can start with 0.5 oz copper foil then ...
AgentXq's user avatar
  • 111
0 votes
1 answer
93 views

Long term availability of WS2812B or any Neo-pixel

I am considering the use of Neo-pixel or WS2812B components in a project that we are planning to run for the next ten years with mass-scale production. I am curious about the feasibility of sourcing ...
Sohaib Qamar's user avatar
3 votes
3 answers
385 views

A good method to clamp PCBs down for bed of nails fixture?

I would like to build a bed of nails fixture with pogo pins. Is there a good method that works to hold down a PCB that is releasable and easy to pop a PCB in and out of the fixture?
Voltage Spike's user avatar
  • 84.5k
0 votes
2 answers
149 views

What are the primary industrial uses of gallium and germanium in electronics?

After the "neon shortage" struck I asked What are the ways in which semiconductor-grade neon is critical for manufacturing? and the answer(s) turned out to be quite informative. Al Jazeera's ...
uhoh's user avatar
  • 3,439
7 votes
2 answers
979 views

Why are the challenges in using SRAM over DRAM for main memory?

Historically, when compared to DRAM (dynamic ram), SRAM (static ram) is more expensive with a lower density, but it's much faster and more efficient. As a result, SRAM is reserved for devices, such as ...
user148298's user avatar
  • 2,397
1 vote
0 answers
46 views

Why does Backside Power Distribution work for high speed CPUs?

Several upcoming or future CMOS process nodes are said to offer some kind of backside power delivery for Silicon CMOS transistors, so the precious area in the lower metal layers is freed up for signal ...
tobalt's user avatar
  • 22.4k
2 votes
1 answer
174 views

Why do JFET use buried channels?

All sketches of JFET construction that provide an actual 3D impression suggest that the channel is buried, e.g. here. I imagine that the formation of such a channel geometry requires at least two ...
tobalt's user avatar
  • 22.4k
5 votes
3 answers
2k views

Question on "Parts should be used within 5 days after opening." statement on component shipping package

I've been given the task of verifying a batch of ICs from a chinese broker, to see that the chips the company has bought are what the broker claims they are. The package we've received looks like this,...
Lars Petersson's user avatar
1 vote
1 answer
75 views

Functional discrepancy within PCBA batch

When manufacturing a small prototype batch of an embedded system at EMS I have detected different behavior between the units. All units work as expected, except that some units fail to operate same ...
NoobPointerException's user avatar
9 votes
4 answers
2k views

How do components not get knocked off or fall off during reflow?

I am looking at reflow ovens. A lot of them have a metal conveyor belt the boards sit on. On a double sided board, when you put the board on the metal belt, won't the metal belt knock components off ...
SA_A30's user avatar
  • 101
0 votes
1 answer
111 views

Standard cell design flow in an ASIC design flow

I have a question regarding the standard cell design flow in an ASIC design flow. That being said I understand what a gate array design flow is. It being more or less a fixed logic FPGA. Structured ...
patvax's user avatar
  • 103
1 vote
2 answers
295 views

Can you (theoretically) reverse bias a BJT?

My understanding of how a BJT(bipolar transistor) works looks like this: From https://www.allaboutcircuits.com/textbook/semiconductors/chpt-2/bipolar-junction-transistors/ Picture link: https://www....
NRO's user avatar
  • 13
4 votes
1 answer
386 views

What's going wrong with my solder paste / mask?

A short question this - I've got a board with a QFN-32 0.4mm pitch footprint, I ordered this stencil, and a tube of this solder paste, and the result is in the picture below. Now, I'm new to this, but ...
John U's user avatar
  • 7,159
0 votes
3 answers
214 views

What does it mean when it is said that an Intel CPU is assembled in Country X?

I was reading a same question posted on Quora but wanted to ask the same question here on this forum. So if the CPU states that it is assembled in some country X what does that mean exactly ? What ...
David J's user avatar
  • 77
0 votes
1 answer
608 views

Can through-hole leads be cut level with the PCB back while maintaining good connectivity?

If I'm using confusing terminology I apologize, this is relatively new to me and my first post on stack exchange. My question is: Can through-hole leads be cut and filed level with the PCB back while ...
Flat's user avatar
  • 3
2 votes
1 answer
541 views

Purpose of field implant in semiconductor manufacturing

I recently joined the semiconductor manufacturing industry. In one of the process flows, I see a stage that has extra boron implantation step (called the field implant) in the P-WELL region. I've ...
Hassan Alam's user avatar
5 votes
2 answers
624 views

Why do some exposed pads have small tabs, and does my PCB footprint need them?

I've noticed a few component packages now that have small "tabs" on the sides of their exposed pad (thermal pad). One example is the Analog Devices ADM7154 LDO: Note the 0.356 x 0.457 mm ...
TypeIA's user avatar
  • 2,416
0 votes
1 answer
29 views

Are there any resources on Column Last Attach Process? [closed]

I am trying to find resources about this process, but the only thing I have been able to find is the full form of the acronym CLAP any help is appreciated. This process is used vehemently in the ...
Shridhar Sharma's user avatar
1 vote
0 answers
230 views

Is a cylindrical GAAfet fabricated with lithography and etching?

The GAAfet, aka the surrounding gate transistor (SGT), is basically a FinFET that surrounds the channel on all 4 sides instead of 3. However, a lot of examples show a cylinder instead of a rectangle. ...
DrZ214's user avatar
  • 1,077
1 vote
1 answer
283 views

Why do old ICs especially CPUs have golden caps and bottom lids?

What was the advantage of having a golden heat spreader and bottom lid ? Contacts make sense because of the electrical properties. This is still done today. But what were the effects of using gold ...
Howie1337's user avatar
0 votes
1 answer
152 views

Calculations relating to carbon film resistor

Im researching on carbon film resistors and film resistors in general, hence I would like to know certain things: Resistivity of carbon the film is made-up of? Does the resistivity depend on the type ...
Somanna's user avatar
  • 335
1 vote
1 answer
455 views

How were "old" chips manufactured, such as the 6502?

Recently, there have been several youtube vids (example) talking about how modern CPUs are manufactured. Basically, it's a complex nightmare of dropping molten tin and lighting it with light, which ...
DrZ214's user avatar
  • 1,077
22 votes
4 answers
2k views

Environmentally sustainable electronics

I am part of my company's work to become more environmentally friendly and sustainable. On a high level for the company that means pursuing ISO certifications (such as ISO 14001) and working according ...
Lars Petersson's user avatar

15 30 50 per page