Questions tagged [soc]
A system on a chip or system on chip (SoC) is an integrated circuit (also known as an "IC" or "chip") that integrates all components of a computer or other electronic systems. It may contain digital, analog, mixed-signal, and often radio-frequency functions—all on a single substrate. SoCs are very common in the mobile computing market because of their low power consumption. A typical application is in the area of embedded systems.
154
questions
1
vote
1
answer
39
views
How to measure Lithium-ion battery SoC?
I have a 48 V 1.2 Ah Lithium-ion battery pack.
I am struggling in finding a way to measure its State of Charge.
It will be charged through a 13S JBD BMS.
I need to spit out information from the ...
- 22.8k
0
votes
1
answer
61
views
How can I figure out the root cause of High Current consumption of the device?
I am working on a device which has two MCUs (MCU A, MCU B). The MCUs are communicating with each other via UART.
The MCU B is an SoC (EFR32) which we are using for Z-Wave communication. So basically, ...
- 624
0
votes
0
answers
28
views
General purpose system integration tool for FPGA/ASIC system on chip design
Intel/Altera Quartus offers Platform Designer (formerly Qsys and SOPC Designer before that). Xilinx offers Block Designers in their Xilinx Vivado. Microsemi offer SmartDesign in their Libero SoC.
In ...
- 2,103
0
votes
1
answer
522
views
APB PENABLE stays only for one PCLK regardless of PREADY signal
I followed the AMBA 3 APB specification to design my APB slave. Reading from a slave requires several clock cycles to make the data ready for the bus, so I set my PREADY signal for one clock cycle ...
CommunityBot
- 1
1
vote
2
answers
228
views
Adding a Bluetooth Peripheral to an STM32
I'm making a device that is powered by an STM32F072C8Tx.
I want to add a bluetooth peripheral to this that can connect to the computer as a HID and transmit keypresses.
I've considered swapping the ...
CommunityBot
- 1
0
votes
1
answer
82
views
RTC counter wrap mode
In the synopsis of the datasheet for RTC we have one feature i.e. counter wrap mode
My understanding for this feature: RTC is 32-bit, i.e. \$\ 2^{32} = 4295947296\ \$ seconds counter will increment ...
- 635
0
votes
3
answers
558
views
"ERROR: [DRC RTRES-1] Backbone resources: 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources." in newest Vivado
I am following section "Baseline Vivado project" in page 165-170 of book "Architecting High-Performance Embedded Systems: Design and build high-performance real-time digital systems ...
- 101
0
votes
2
answers
216
views
Static ICC calc with voltage regulator
If I have a power supply that is feeding a fully integrated voltage regulator(Lets call it VR) and so on the VR is feeding a chip.
My goal is to calculating the static icc of the chip but I dont have ...
CommunityBot
- 1
1
vote
2
answers
2k
views
AXI master bus functional model in VHDL
I am a Verilog user trying to make sense of VHDL code of AXI4 master bus functional model (BFM).
AXI bus master VHDL code
I have a few questions from the above code:
What would the block diagram of ...
CommunityBot
- 1
0
votes
0
answers
75
views
Issue with Running Two Separate Codes on Intel Cyclone V SoC ARM Cortex A9 Dual Core via QSPI
I am working on an Intel Cyclone V SoC ARM Cortex A9 Dual Core setup and aiming to execute two distinct codes on Core 0 and Core 1 in bare-metal mode. While I've successfully executed this setup using ...
- 1
8
votes
5
answers
3k
views
Is creating a voltage rail loop good or bad practice?
I am still new to PCB design but I often run into this.
Say I have a USB connector on the bottom of a board, a SoC on the top, an LDO somewhere in the middle, and miscellaneous stuff on the sides. It'...
- 17.9k
0
votes
1
answer
160
views
Help with selecting charging IC for LiPo battery charge management
I have a project for which I have a 1 cell LiPo battery, and of course I need a BMS to monitor it and charge it/ensure it doesn't get discharged too far. I also want LED indicators to inform of the ...
- 56.6k
0
votes
0
answers
47
views
SOC booting FPGA configuration file
I have some understanding on embedded system booting process, which includes step wise execution of:
ROM boot loader.
First stage boot loader - internal to SOC.
Second stage boot loader - stored on ...
- 15.7k
0
votes
1
answer
66
views
How to find BOOT-SEL GPIO PIN?
I'm new to embedded linux and trying to explore it using Allwiner T113-i EVB.
Right now I'm struggling with boot process.
According to user manual BROM of SoC will try fetch boot code from SD card if ...
0
votes
0
answers
135
views
What tool is required to implement data transfer between PS and PL of Zynq 7000 SoC?
I am new to embedded programming. I undetstand a little bit what Vivado and Petalinux does. But I would like to how exactly I can use Vivado and Petalinux to perform data transfer between ...
- 147