Skip to main content

All Questions

Tagged with
0 votes
1 answer
97 views

Process compatibility between a non-planar avalanche photodiode and planar CMOS at 0.130μm process technology node

I plan to integrate a non-planar P⁺⁺/i/P⁺/N⁺⁺ avalanche photodiode (APD) array with a peripheral control circuit (e.g., trans-impedance amplifier, analog-to-digital converter, and quenching circuit) ...
Amita Rawat's user avatar
6 votes
1 answer
3k views

Why does higher temperature decrease NMOS threshold voltage?

The threshold voltage of a MOSFET decreases as temperature increases. I don't understand this. Consider an n-type MOSFET that is fabricated in a p-doped silicon substrate. For a channel/inversion ...
AlfroJang80's user avatar
  • 3,125
0 votes
2 answers
208 views

Could we use holes in an NMOS?

In an NMOS we have a p-substrate, and we use a positive voltage to attract negative charge "to the top". But could we have used negative charge to attract holes instead and gotten a "...
user394334's user avatar
2 votes
1 answer
541 views

Purpose of field implant in semiconductor manufacturing

I recently joined the semiconductor manufacturing industry. In one of the process flows, I see a stage that has extra boron implantation step (called the field implant) in the P-WELL region. I've ...
Hassan Alam's user avatar
3 votes
4 answers
3k views

How do processor transistor counts keep increasing, without geometric scaling?

Reading into the history of the semiconductor industry and Moore's Law, and looking at the ITRS/IRDS documents, I understand that scaling down and modern node names (7nm, 5nm etc) are now "...
sp4rk's user avatar
  • 31
0 votes
0 answers
249 views

What does "field" in field oxide mean?

This is an excerpt from Design of Analog CMOS Integrated Circuits by Behzad Razavi. What does "field" in field oxide mean here, electric field?
hana's user avatar
  • 300
3 votes
1 answer
887 views

What exactly do the well taps in MOSFETs do and how?

Do they affect the flow of charge carriers or charge concentrations at all in the device? How so? Up to this point I've tried to visualize the effects that the various doped areas had on device ...
chevestong's user avatar
0 votes
0 answers
43 views

Short Channel MOSFET model

I was reading on a book (Thomas Lee, The Design of CMOS Radio Frequency Integrated Circuits) that in a short channel model, since the phenomenon of drift speed saturation is very relevant, it is a ...
Kinka-Byo's user avatar
  • 3,530
3 votes
5 answers
3k views

Why reverse connected MOSFET start to turn on at Vgs<Vth?

The circuit shown below is implemented using two AO3400 N-MOSFETs. AO4300 datasheet here. The right-hand MOSFET is connected with normal polarity (Vds is positive), while the left-hand MOSFET is ...
ssa2's user avatar
  • 93
0 votes
3 answers
663 views

Mosfet Threshold Voltage

from MOS theory we know that, in case of a P substrate, a Gate-Bulk voltage higher than a certain threshold value creates an inversion layer, in this case made of negative charges. This is also ...
Kinka-Byo's user avatar
  • 3,530
2 votes
4 answers
2k views

Why propagation delay is measured at 50% of the input and output waveform?

I didn't find the concept of propagation delay measured at a particular point on the waveform.
Naman Yadav's user avatar
0 votes
1 answer
440 views

Why does the current in MOSFET have a quadratic function (explain logically without using the integration method)?

The current equation relating Vds ,Vgs and Vt is already known to us ,but if there is any way we can find out how it varies quadratically without using the formulae?
Naman Yadav's user avatar
6 votes
1 answer
163 views

MOSFET switching on

I have a doubt. Consider an N-MOSFET: which is the voltage that can switch on it? The voltage between Gate and? Sometimes I read "between Gate and Bulk", sometimes "between Gate and Source", sometimes ...
Kinka-Byo's user avatar
  • 3,530
2 votes
3 answers
820 views

Latch-Up in CMOS-Devices

I recently read something about the latch-up effect in CMOS-Structures but I don't understand why are MOSFETs affected by this effect. I understand that high currents through the source-drain path ...
Sebi2020's user avatar
  • 123
0 votes
1 answer
202 views

Identifying the logic function of this specific MOS layout

I am not sure about the functionality of the following MOS layout. I came up with the logic function AND(NOT(AB),C). Can anyone confirm or correct me ? PS: The steps I made are attached
Daher928's user avatar

15 30 50 per page