Skip to main content

All Questions

Tagged with
2 votes
1 answer
188 views

Turn on/off a LED using a D-FF and a transistor

I'm trying to control a LED using some microcontroller and I designed a circuit using a D-FF and a transistor to handle it. It looks like this: So I can control when to turn it on or of by simply ...
sergiopolog's user avatar
1 vote
1 answer
41 views

Interface higher voltage signal to 5 V pull down input signal circuit using discrete hobby components

I have a microcontroller, TTL logic that expects its input to be connected to the ground via a brake lever to tell the microcontroller that the brake has been applied. I believe it uses an internal ...
Scott's user avatar
  • 286
5 votes
2 answers
612 views

TTL NAND gate analysis

I was looking into Millman's Microelectronics book, 2nd edition, pp. 245 - TTL NAND Gate. I am a beginner in electronics and was looking into this book just because of an assignment problem about a ...
curious_mind's user avatar
0 votes
3 answers
184 views

Schottky TTL current calculator [closed]

I have a problem from university where I have to calculate the I ccl. I am a little bit confused because I don't know how to do it. The problem says as well that Schottky TTL state is 0 logic (I think ...
Florin Sebastian's user avatar
1 vote
0 answers
138 views

Confusion In Fanout of Logic Circuit and Transistor

Fanout:-Maximum Gate we connect to output of any Logic gate. so there is limited number of gate we connect the output of Logic Gate.hence there is some minimum condition required for operation of ...
Nitish's user avatar
  • 306
0 votes
1 answer
350 views

Advantages of using 2 NPN transistor NOT gate

Is there any benefit using 2 NPN transistors for a NOT gate rather than one NPN transistor?
Oliver's user avatar
  • 39
0 votes
0 answers
73 views

What is "level of saturation" for transistors?

This is a term I've never heard of, and it's presented on a work analysis of a ttl nor circuit. It basically says that the transistor that links the output with the ground should have a higher "...
Gevezo's user avatar
  • 113
5 votes
2 answers
595 views

TTL NOR Gate analysis

I'm looking at the design below. I am reading this webpage where the picture came from. What I'm aiming at is the wisdom behind the design. Looking at the two transistors facing downward, I assume ...
romeoPH's user avatar
  • 317
0 votes
1 answer
250 views

TTL Gates Power Dissipation Values

I am not finding any datasheets that provide clear information about the power dissipation of some gates of the 74LS series: 08, 02, 04, 00, 32 and 86. Can someone help?
Ralph Aouad's user avatar
3 votes
2 answers
3k views

Working of a transistor in a TTL inverter circuit

I was referring to TTL inverter circuit in the book Digital fundamentals by Thomas Floyd and its working principles first proposition went as follows: When input is HIGH, Base emitter of Q1 is ...
Krishna M.V.'s user avatar
0 votes
1 answer
1k views

TTL to NIM logic translation Logic Gate Issue

NIM is a standard used in nuclear physics. I'm facing an issue with a logic gate being used in my TTL to NIM translation circuit, and I'm not sure what is entirely wrong with it. For a little ...
BestQualityVacuum's user avatar
0 votes
0 answers
113 views

Voltages at nodes in TTL logic gate

I'm trying to answer the question that has been given here. I think I understand which transistors are on and which are not under the two different logic states i and ii. However, what I really ...
Peter's user avatar
  • 33
0 votes
1 answer
1k views

Two BJT as Switch for 24V problem with LED always on

Circuit This is the simulation on Falstad that works: Where it is being done that way for tests purposes, but the objective is to use a TTL signal from the encoder to send a 24V signal to a PLC or ...
danieltakeshi's user avatar
0 votes
2 answers
641 views

Why is D2 switched off and T4 not in saturation mode in 7408 TTL Gate as shown below?

In the circuit, when both the inputs are high at 5V, than why is D2 switched off? Will it not draw voltage from Vcc? Also, when one of the input is low, why is T4 not running in saturation mode? Will ...
Henry's user avatar
  • 1
4 votes
2 answers
19k views

TTL, Totem Pole vs. Open Collector Output

What is the difference of these two ttl nand gates? What is a totem pole, what does it do and what is it used for? When connecting multiple ttl logic gates together is it better to use one or the ...
Kevin Sirois's user avatar

15 30 50 per page