The below image is a 150um x 170um block from an ASIC design file produced automatically by fully open-source tools such as yosys.
The apparently unused sections have a repetitive pattern, presumably some kind of filler cells.
What is the purpose of filling the area with cells rather than just leaving it blank? Something to do with routing or layout?