All Questions
Tagged with verification intel-fpga
2
questions
2
votes
1
answer
730
views
Error while trying to bind SystemVerilog module with properties module
I have a SystemVerilog module that I want to test using assertions. For simplicity let's say the DUT is this:
...
2
votes
1
answer
110
views
Verifying custom Qsys component?
A Qsys system has to be generated to create all the source files for simulation and synthesis. Here it shall create copies of the primary RTL source files of custom components also.
These copies ...
- 2,103