All Questions
Tagged with verification quartus
2
questions
2
votes
1
answer
730
views
Error while trying to bind SystemVerilog module with properties module
I have a SystemVerilog module that I want to test using assertions. For simplicity let's say the DUT is this:
...
0
votes
1
answer
168
views
Is there a tool or method to list signals that have no reset in the HDL design for an FPGA?
I have to reuse an old VHDL draft design which was not fully verified and validated.
The code is huge - it takes around 30k slices to be implemented on an FPGA. I see that some signals are forgotten ...
- 35