All Questions
5
questions
0
votes
0
answers
171
views
How to calculate the rise time?
The figure shows a modification, from state A to state B, carried out on the cell at the output of circuit (X).
In both cases, the voltage at point A is the same. The transistors M1 and M2 keep the ...
- 1
1
vote
3
answers
513
views
CMOS inverter in series
I have the circuit below.
Now my question is: why the rise time and fall time measured on Vout are the same as in a circuit using only one inverter gate?
I know the propagation delay is the sum of ...
- 27
1
vote
1
answer
143
views
CMOS Gate and Coupling Noise from Loose Wires
I am currently working on this small circuit which as you can see, has to level shift a 3.3v 1Hz PPS signal into a 5v pulse.
Everything is marvelous when I measure the level shifted pulse with the ...
- 666
2
votes
2
answers
9k
views
Why is CMOS fall time faster than rise time?
I've just started a computer architecture class, and the slides from a lecture says that the reason why fall time is faster than rise time is that the NMOS electrons have more mobility than PMOS which ...
- 123
0
votes
1
answer
902
views
Balancing Rise and fall times at input and output in CMOS Design
How do I make sure that my rise and fall times are balanced between input and output in a CMOS design?
user71252