All Questions
Tagged with verification hdl
3
questions
0
votes
2
answers
373
views
When using Cocotb, should I be using FallingEdge to set and assert values?
I'm attempting to use Cooctb to verify a simple Verilog counter with a reset:
...
- 227
0
votes
1
answer
740
views
SystemVerilog Assertions syntax error unexpected |-> [closed]
I'm starting to use SVAs for formal verification.
I run QuestaSim2019 and I can successfully import uvm_pkg (is it needed to use assertions anyways?):
as I do ...
- 327
6
votes
3
answers
2k
views
Writing synthesizable testbenches
I'm just starting to learn SystemVerilog and work with FPGAs, and so far I haven't found a satisfactory way to test my code. I'm coming from a software background, and I have always been writing ...
- 61