Skip to content
View JackeyLove1's full-sized avatar
Block or Report

Block or report JackeyLove1

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. TinyCPU TinyCPU Public

    Design of a Simple 8-bit RISC CPU in Verilog

    Verilog 1

  2. huggingface/trl huggingface/trl Public

    Train transformer language models with reinforcement learning.

    Python 8.9k 1.1k

  3. CppCores CppCores Public

    C++ 1

  4. RustRover RustRover Public

    Rust