Skip to main content
Electrical Engineering
toolic's user avatar
toolic's user avatar
toolic's user avatar
toolic
  • Member for 9 years, 3 months
  • Last seen this week
Profile Activity
Stats
8,561
reputation
265k
reached
320
answers
0
questions
Communities
View all
About

Testbench 101

Perl Basic debugging checklist

Badges
View all badges
8
gold badges
26
silver badges
35
bronze badges
Top tags
View all tags
420
Score
250
Posts
78
Posts %
223
Score
130
Posts
41
Posts %
202
Score
136
Posts
42
Posts %
132
Score
89
Posts
28
Posts %
60
Score
33
Posts
10
Posts %
54
Score
29
Posts
9
Posts %
Top posts
View all questions and answers
14
In FPGAs, is it safe to execute non-blocking assignments like `b <= a; a <= 0;` in the same clock cycle?
Nov 12, 2021
13
What is the meaning of "e" in this timing diagram?
Nov 29, 2023
13
Lint tool is throwing an error about bit width when adding two 10-bit unsigned numbers and assigning to a 11-bit net
May 5, 2023
9
What is meant by four-state address input?
Apr 24, 2023
8
Why is my Karatsuba multiplier not giving right answers for large numbers?
Jul 14, 2023
8
What's the point of memory compilers like OpenRAM or Synopsys Memory Compiler?
Nov 28, 2023
7
Why are stm32 addresses larger than flash size?
Oct 28, 2023
7
Vivado constraints wizard suggests a lot of nonsense generated clocks
Oct 11, 2022
6
Why don't I see the clocking block input skew in waveforms?
Sep 14, 2021
6
Warning about unused input pin with Verilog 2D array declaration
Jun 5, 2023
Top Meta posts
5
5
7
Add syntax highlighting for the matlab tag
7
Can I ask about societal topics related to EE?
6
Would a Moderator delete the misspelled [verliog] tag?
5
Suggest posting a follow-up question on Code Review site
4
Add syntax highlighting for the system-verilog tag
Top network posts
View all network posts
67
How can I tell if a Perl module is core or part of the standard install?
60
How can I output a die() message without the location information?
54
When to reject job offer when I have another offer in hand?
49
What do curly braces mean in Verilog?
44
What is the difference between == and === in Verilog?