All Questions
Tagged with verification theory
3
questions
7
votes
1
answer
679
views
Why is BMC/k-induction used in RTL formal verification?
One popular approach for proving safety properties in formal verification of RTL designs is a combination of BMC and \$k\$-induction, which appears to stem from "Checking safety properties using ...
0
votes
6
answers
469
views
Is it possible to "hash" a circuit board?
I'll preface this by saying I'm a software engineer by trade and have very little EE knowledge.
In the software world, one can take all the bits that make up a file and generate a hash for a file. ...
5
votes
2
answers
2k
views
What is formal verification of hardware?
I read that testing and verification are different but in what way? I read that somebody writes theory to prove that the hardware is "correct" but how is that done? I tried reading Wikipedia and ...