Skip to main content

All Questions

0 votes
0 answers
119 views

Reasons for lower flicker noise in PMOS vs. NMOS - buried channel, mobility

There have been other questions on the site about why PMOS devices are observed to have less flicker noise than NMOS devices, for example this one, but I'm not sure it's correct. On mobility - the ...
Halleff's user avatar
  • 675
0 votes
1 answer
91 views

Is there a CMOS-based analog compute chip that uses hybrid technology nodes? (e.g. 14 nm for digital part such as SRAM and 28 nm for analog part)

In CMOS-based analog computing, there always are mixture of analog and digital parts. For example, the computation is performed in analog domain and the storage of on-chip data in performed in digital ...
Yu Qian's user avatar
2 votes
2 answers
896 views

Can drain and source length be smaller than minimum channel length in CMOS technology?

I know the channel width can't be smaller, but what about drain and source? Say, in 0.18u technology, what would be a typical drain/source length?
MNaz's user avatar
  • 215
0 votes
1 answer
184 views

Is it possible to have a non-integer multiple of minimum length in MOSFET technology?

I need to design an OTA with 0.25 \$\mu m\$ CMOS technology. Can I choose to have a transistor with a channel length of 0.60 \$\mu m\$? I don't know if 0.25 is the resolution of our technology process ...
Dealer's user avatar
  • 13
1 vote
0 answers
84 views

What is the actual cmos technology node of China and Russia not licensing major process technology from outside?

There are a number of Russian fabs but from what I can see they are just using liscened technology ie Sitronics using STmicroelectronics at 90nm node or Angstrem-T using AMD see yet in the past there ...
user avatar