All Questions
Tagged with pulse digital-logic
24
questions
0
votes
2
answers
83
views
3 Phase Pulse Generator
I cobbled together a simple 3 phase pulse generator for a project I am working on. I've attached a picture of the circuit. I need to get a quick (~50ns) pulse on each phase.
I have concerns about the ...
- 175
0
votes
1
answer
108
views
How to generate a single pulse circuit without using any MCU? [duplicate]
I have a 5V supply to turn my circuit on, and i need a one pulse circuit. The condition should be look like this;
When the circuit energized with 5 V it should go low after t1 time and it should stay ...
0
votes
2
answers
194
views
Rising and Falling edge pulse alternative
I have a requirement to generate a 4 sec pulse when a switch is closed and another pulse when the switch is open with minimal (<10uA) to zero power consumption when the pulses are not being ...
- 33
1
vote
1
answer
60
views
Measure time between trigger events
I want to measure the arrival time of three seperate digital pulses with respect to a global trigger.
The longest arrival time is expected to be <10ms and it would need to be able to determine the ...
- 13
5
votes
1
answer
311
views
How do I make this LFSR circuit generate random events every time the power is turned on?
I can't make this circuit work as expected and generate random events every time I turn on the power. I have checked NAND gates (IC3B, IC3C) and they generating clock signal with no problem. The only ...
- 1,411
2
votes
1
answer
190
views
How to achieve signal gating with trigger input
I am currently working on a project that generates enable pulses of extremely diverse lengths from microseconds to days and under normal operation will start execution under a trigger input.
However, ...
- 61
0
votes
2
answers
135
views
Logic analyzer gives me much more pulses than expected
Let me start the question by saying that I am using a logic analyzer for the first time, so I am probably doing something wrong.
I sniffed the signal that goes to a speaker. The signal is probably PWM....
- 1,369
0
votes
1
answer
137
views
How is creating a negative delay possible in this case?
I want to create a negative phase shift (delay) from an original clock source:
Source will start, but at some point Vout will lead Vsource as follows:
How can that be possible?
- 4,333
0
votes
1
answer
101
views
Slow down a pulse (like 12hz / 3 to a 4hz output) [closed]
I am trying to output a slower pulse than is inputted into this mystery IC or circuit. This input pulse is digital and lasts for 1/10 of a second. Is there a chip that would allow me to proportionally ...
0
votes
0
answers
244
views
Adding delay to pulsed signal in matlab code with PWM block
How can I generate a pulsed (rectangular) signal such that, total period = 500ms (simulation time); clock frequency = 10kHz; pulse should occur every 20 ms. Duration of the pulse is the clock period ...
- 1
0
votes
1
answer
183
views
Separating odd and even pulses in a pulse train
How would one go about separating odd and even pulses in a pulse train and displaying them using LED indicators?
A schematic would be of great help.
- 147
0
votes
2
answers
440
views
How to construct a discrete circuit to send out a square wave with N pulses?
I want to build a simple and discrete circuit (without any integrated circuits) which puts out a square wave (50:50 duty cycle) with N pulses (rising edges)?
For example for N=4 the output should look ...
- 175
0
votes
1
answer
214
views
How can I create a long (10 second) pulse from a short active pulse?
So let's say I have an incoming signal: 1 clock cycle from a ~1-100 MHz (50 MHz for this example) clock domain. And I want to drive an output that must be active high for 10 seconds for each time the ...
- 245
0
votes
1
answer
385
views
Pulse width stretching of the 0 pulse with a constant T [closed]
I have a digital output with varying pulse sizes and I want to design an IC to stretch the 0 output for a constant T+ "0" pulse time (as in attached picture).
I have tried using a monostable ...
0
votes
1
answer
81
views
Rising edge duration of a low to high pulse
In a device I am using, I see the following in the description...
"At start-up, the module requires an ON_OFF pulse sent from the host. A second pulse sent from the host will re-enter hibernate mode. ...
