All Questions
Tagged with level-shifting analog
18
questions
0
votes
1
answer
43
views
Level shifter (floating shifting ?)
I'm currently studying level shifters, and I have a question: Is it possible to design a level shifter that translates 0 and 5 volts to VSS (e.g., VSS = 5V) and VDD (e.g., VDD = 8V)? If so, could you ...
- 316
0
votes
1
answer
54
views
Analog level shifter
I have a user-adjustable supply Vcc_user (at minimum 3.3 V, 5 V, 12 V or 24 V). Adding 48 V would be a nice to have but not required. I might also use a continuously adjustable voltage.
I would like ...
- 7,697
0
votes
1
answer
84
views
Amplify+level-shift sine signal
I am working on current sensing for three phase inverter outputs, wherein I plan to use a shunt resistor for getting a low voltage sinusoidal current waveform. Is there any way at all that could ...
3
votes
2
answers
586
views
Analog voltage level shifter
I am looking for a way to shift a low analog voltage level to a higher analog voltage level. For example, input 0.53 V and output 1.53 V (increase by 1 V) or input 1.38 V and output 3.38 V (increase ...
- 63
-1
votes
1
answer
269
views
Op-amp level shifter to shift 0.33-3.3 V to 0-10 V
I have an input signal ranging from 0.326 V to 3.3 V and I need to amplify and shift it so that the output will swing between 0-10 V. How can I achieve that using an op-amp? I know I could do that ...
- 1
0
votes
2
answers
65
views
Why PCA9306 2.9V coming at lower side even after removing the pullup
Below is my schematic for PC9306. The high side is connected to 5V and it is going to an Arduino Nano.
SDA from our ASIC is coming to J113 (SMA connector marked in RED). The voltage at this side is 2....
- 2,593
7
votes
3
answers
2k
views
Converting 3V3 PWM to 5V analog
I want to convert a 3V3 PWM (10 kHz) signal to a 0-5V analog DC signal using transistors only (no DAC), if possible. The output logic should be non-inverted, i.e. 0V->0V and 3V3->5V. The time ...
- 719
3
votes
3
answers
4k
views
Voltage shift via op amp circuit
I can't figure out a valid circuit for the following conditions:
I have an input signal varying from 0 V to 3 V. My ADC's voltage reference is 2.048 V. I only care about the input voltage starting ...
- 1,679
0
votes
2
answers
306
views
Using voltage divider with appropriate resistor calculations to give +/-1V signal a 1.65V level shift
simulate this circuit – Schematic created using CircuitLab
I am trying to use this circuit to level shift V2 which is +/-1v to 0.65 to 2.65V, pretty much adding a 1.65v offset, and I have V1 a 3....
- 1
1
vote
1
answer
111
views
Passive Attenuator + Level shift simulation slightly off from hand calculations not sure where mistake is
I am trying to take a +/- 3.5V signal and shift it into the 0.65V to 2.65V range for input into an ADC with common mode of 1.65V. I have calculated the attached circuit by hand but when I simulate it ...
- 27
0
votes
1
answer
158
views
Debugging a op-amp based comparator
I am trying to build a high frequency (~ 5MHz) level shifter circuit. For this purpose, I designed a comparator circuit based on TI's THS3491.
The circuit schematic is shown below:
simulate this ...
-2
votes
2
answers
784
views
How to do level shifting signal in simulink matlab?
i want to do level shifting signal from -5..5v to 0..10v in simulink.. anyone know how to do that in simulink?
thanks
- 11
0
votes
1
answer
265
views
Driving a Bar-graph LED Block With a Range of HV
I'm aware that it's possible to use the voltage drop of diodes to act as a step barrier for a rough ADC(?), as is done here (http://www.instructables.com/id/9-Channel-pure-analog-graphic-equalizer/). ...
- 89
0
votes
1
answer
221
views
level shifting options [closed]
I want to translate or shift 1.8V to about 2.5V. Now, there are 2 ways I can go about with it. Use an op-amp based circuit as shown below -
Mosfet circuitry -
Which is more efficient and why ?
In ...
- 1,929
0
votes
4
answers
238
views
High Speed Op-Amp recommendation [closed]
I am tasked with the issue of driving an IC that wants 5V input signals from an FPGA (3.3V outputs). Now, the most daunting part of it is the slew-rate requirements, with rise time \$t_r = 1.5 \text{...
- 1,315