The following is my schematic for active current mirror:
This is a SPICE simulation for my old question:
The following is the \$V_{out}\$ plot.
What's wrong with my \$V_{out}\$?
The asc file is provide here:
* G:\LTspice\Active_current_mirror_Amplifier.asc
I1 N007 0 100µ
V1 N001 0 5
Vin+ N004 0 SINE(0 10m 1Meg)
Vin- N006 0 SINE(0 -10m 1Meg) AC 1
C2 N003 Vout 10µ
M1 N001 N005 N007 0 NMOS l=1u w=176u
M2 N003 N005 N007 0 NMOS l=1u w=176u
M3 N001 N002 N003 N001 PMOS l=10u w=10u
M4 N001 N002 N002 N001 PMOS l=10u w=10u
I2 N002 0 50µ
R1 N001 N005 8Meg
R2 N005 0 2Meg
C1 N005 N004 10µ
C3 N006 N005 10µ
.model NMOS NMOS
.model PMOS PMOS
.lib C:\Users\jackh\Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0 1000u 990u 10m
.MODEL nmos nmos(kp=200u,vto=0.4, lambda = 0.1)
.MODEL pmos pmos(kp=200u,vto=-0.4, lambda =0.05)
;.op
;.ac lin 1000 1 1Meg
.meas Vo pp V(vout);
.meas Vi pp V(n004) - V(n005);
.meas Av param Vo/Vi
.backanno
.end