Donatech Corporation’s Post

GREAT OPPORTUNITIES

#Physical Design #Physical Verification#Design and verification#Dft#Rtl#Asic

Layered architecture is a design pattern that divides the verification environment into multiple layers, each with a specific function and responsibility. This helps to create a modular, reusable and scalable verification code that can be easily maintained and debugged. Some of the common layers in a verification environment are: - Test layer: This layer contains the test scenarios and sequences that generate stimulus for the design under test (DUT). - Environment layer: This layer contains the components that interact with the DUT, such as drivers, monitors, checkers, scoreboards and coverage collectors. - Configuration layer: This layer contains the parameters and settings that control the behavior and functionality of the environment components. - Utility layer: This layer contains the common functions and methods that are used by the other layers, such as logging, reporting, randomization and synchronization. By using layered architecture, verification engineers can achieve better code quality, readability and reusability, as well as faster verification cycles and higher coverage. Crash course in verification! Fast-track your career with practical SystemVerilog training: https://lnkd.in/gTWbpPGx #careergoals #systemverilog #verification

Post Silicon Validation - (Analog Validation) # Validation# Analog# Analog Validation# Characterization# PVT Characterization#C# Python#SoC Design# Analog IP's

🚀 Excited to share a comprehensive functional verification video course that dives deep into essential verification concepts and tools! Whether you're a beginner or looking to refine your skills, this course covers it all: - Understanding Verification & Testbenches - Approaches & Strategies in Functional Verification - Tools & Techniques including Linting, Simulators, Models, Code Coverage - Key Practices for Writing and Architecting Testbenches, Simulation Management, and more - Efficiency Tips to reduce work in verification Perfect for those in the VLSI and semiconductor industries looking to boost their verification expertise. 🛠️💡 Check it out for a detailed journey through the verification landscape! ➡️ Contact to book - https://lnkd.in/gVpirNhG #Verification #Testbenches #FunctionalVerification #VLSI #Semiconductor

🚀 Embarking on my verification journey with the completion of the "SOC Verification using SystemVerilog" course! 🎓 Key takeaways: - Understanding SoC/ASIC/VLSI design verification flow - Mastering SystemVerilog for functional verification - Hands-on experience in coding, simulating, and verifying SystemVerilog testbenches. One of the project was Design and Verification of a 2x2 Ethernet Switch, honing skills in: - Coding exercise to build the design to be verified - Coding interfaces and clocking blocks to connect - Building class-based testbench components - Connecting all testbench components using mailboxes - Building the top testbench with DUT, compile and simulate Up next, gearing up for the Advanced UVM workshop. This marks the inception of an exciting verification journey! 💡 #VerificationMilestone #UVMWorkshopAhead #ContinuousGrowth

I had the pleasure of speaking with Jia Zhu, Formal Verification Leader for AMD's next-gen GPU, about why designers benefit from using formal verification for design exploration and how VC Formal with integrated Verdi and Navigator makes this task easy. Learn more about how to left shift your project cycle with agile development methodology! Thanks Jia for sharing! #formalverification #VCFormal

🚀 Exciting Announcement! 🚀 🔍 I'm thrilled to announce that I've recently completed an enriching course on SystemVerilog for Verification Part 2: Projects on Udemy, earning a valuable certificate! 🔍 🚀 This course has equipped me with advanced knowledge and practical skills essential for mastering SystemVerilog verification techniques in real-world projects. 🚀 🔧 Throughout the course, I've delved deep into complex verification projects, honing my expertise in verifying intricate digital designs with precision and efficiency. 🔧 📚 With comprehensive lessons and hands-on projects, I've gained proficiency in tackling various verification challenges, from verifying memories and bus protocols to interfacing communication protocols and validating combinatorial and sequential blocks. 📚 🌟 This certificate not only signifies my commitment to continuous learning and professional development but also showcases my readiness to take on diverse verification projects with confidence and proficiency. 🌟 💼 If you're seeking a skilled and dedicated SystemVerilog verification engineer for your next project or wish to discuss how these acquired skills can benefit your team, feel free to connect with me! Let's collaborate and drive innovation together. 💼 #systemverilog #verification #udemycertificate #engineering #digitaldesign #connectwithme #learnwithme #innovation #engineeringexcellence #communicationprotocols

🚀 Let's Dive into Verification!! 🚀 🤔 What are the various data types available in the SystemVerilog language? #vlsi #verification #semiconductors #verilog #systemverilog #asic #electronics #designverification #interviewpreparation #staytuned 📚

-Wait a minute, Doc. Ah... Are you telling me that you built a Radar SoC... in a DeLorean? -The way I see it, if you're gonna build a Radar SoC into a car, why not do it with some style? -Ok Doc,but we better back up. We don't have enough road to get up to 88Mph. -Roads? Where we're going, we don't need roads.   Bosch to the future 🚗 🔥 🔥 🔥 Do you want to be part of the future of automotive electronics? we have an open position, we are looking for a Senior Mixed Signal Verification Engineer. If you are interested please visit https://lnkd.in/d_EsabWQ and submit your CV. P.S. Thanks to all of you that interact and share my funny posts 😄. Any help is usefull to reach good candidates. This time my manager Miguel Chanca Martin promise me a bonus if a reach a good number of interactions and reactions, so please help me and also help your network to find a very good job in a very good place. Miguel how many reactions for the bonus? 🤣 P.S.2 Some colleagues properly pointed me that I´m losing young people and not reaching GenZ wit my posts. I promise to solve this in my next post, maybe a Frozen based post is a good option 🤣 #LikeABosch #Bosch #hiring #work