Skip to main content
Expanded HW. Minor edit: grammar/spelling/case/punctation/etc. But this does not seem to make sense: "Like if paging is like next mode independent of protected mode"
Source Link
Peter Mortensen
  • 12.2k
  • 23
  • 72
  • 90

I was learning about Intel 8086-80486 CPUs and their interactions with HWhardware. But I still don´t understand it quite well. Please, help me fill blank spots.

First, I know that the CPU communicates with HWhardware using BIOS interrupts. But, what really happens in the PC, when I call some INT instruction? I know that according to the interrupt table some instructions begin to execute, but how, by executing some instructions, can BIOS recognize what I want to do? BecouseBecause as far as I know, CPU has no extra communication channel with the BIOS, it can only adress memory and receive data. So how can I instruct BIOS to do something, when I can only address RAM?

Next thing I don't understand is about privilege levels. I know about the ring model, and access rights, but how does the CPU know which privilege level has executed an instruction? I think that these privileges apply only when intruction is trying to address memory, but how does an application get its privilege level? I mean I know its level 3, but how is it set?

And last thing, I know that paging is an address scheme that is used to support aplication-transparent virtual memory, or swapping, but I could not find any information about how paging is tied with protected mode. Like if paging is like next mode independent of protected mode, or itsit's somehow implemented within protected mode. And if it is implemented in protected mode, isn´tisn't it too slow, to first address application space, then offset, and then paging folder, page and offset once again?

I was learning about Intel 8086-80486 CPUs and their interactions with HW. But I still don´t understand it quite well. Please, help me fill blank spots.

First, I know that CPU communicates with HW using BIOS interrupts. But, what really happens in PC, when I call some INT instruction? I know that according the interrupt table some instructions begin to execute, but how by executing some instructions can BIOS recognize what I want to do? Becouse as far as I know, CPU has no extra communication channel with BIOS, it can only adress memory and receive data. So how can I instruct BIOS to do something, when I can only address RAM?

Next thing I don't understand is about privilege levels. I know about ring model, and access rights, but how does the CPU know which privilege level has executed an instruction? I think that these privileges apply only when intruction is trying to address memory, but how does an application get its privilege level? I mean I know its level 3, but how is it set?

And last thing, I know that paging is address scheme that is used to support aplication-transparent virtual memory, or swapping, but I could not find any information about how paging is tied with protected mode. Like if paging is like next mode independent of protected mode, or its somehow implemented within protected mode. And if it is implemented in protected mode, isn´t it too slow, to first address application space, then offset, and then paging folder, page and offset once again?

I was learning about Intel 8086-80486 CPUs and their interactions with hardware. But I still don´t understand it quite well. Please, help me fill blank spots.

First, I know that the CPU communicates with hardware using BIOS interrupts. But, what really happens in the PC, when I call some INT instruction? I know that according to the interrupt table some instructions begin to execute, but how, by executing some instructions, can BIOS recognize what I want to do? Because as far as I know, CPU has no extra communication channel with the BIOS, it can only adress memory and receive data. So how can I instruct BIOS to do something, when I can only address RAM?

Next thing I don't understand is about privilege levels. I know about the ring model, and access rights, but how does the CPU know which privilege level has executed an instruction? I think that these privileges apply only when intruction is trying to address memory, but how does an application get its privilege level? I mean I know its level 3, but how is it set?

And last thing, I know that paging is an address scheme that is used to support aplication-transparent virtual memory, or swapping, but I could not find any information about how paging is tied with protected mode. Like if paging is like next mode independent of protected mode, or it's somehow implemented within protected mode. And if it is implemented in protected mode, isn't it too slow, to first address application space, then offset, and then paging folder, page and offset once again?

typos, paragraphs, grammar
Source Link
quack quixote
  • 42.9k
  • 14
  • 108
  • 130

BIOS interrupts, priviledgeprivilege levels and paging

I was learning about Intel 8086-80486 CPUs and their interactions with HW. But I still don´t understand it quite well. Please, help me fill blank spots. First

First, I know that CPU communicates with HW using BIOS interrupts. But, what really happens in PC, when I call some INT instruction? I know that according the interrupt table some instructions begin to execute, but how by executing some instructions can BIOS recognize what I want to do? Becouse as far as I know, CPU has no extra communication channel with BIOS, it can only adress memory and receive data. So how can I instruct BIOS to do something, when I can only adressaddress RAM? Next

Next thing I dontdon't understand is about priviledgeprivilege levels. I know about ring model, and acessaccess rights, but how does the CPU knowsknow which priviledgeprivilege level has executed an instruction? I think that these priviledgesprivileges apply only when intruction is trying to adressaddress memory, but how applications getsdoes an application get its priviledgeprivilege level? I mean I know its level 3, but how itsis it set? And

And last thing, I know that paging is adressaddress scheme that is used to support aplication-transparent virtual memory, or swapingswapping, but I could not find any informationsinformation about how is paging is tied with protected mode. Like if paging is like next mode independent of protectetprotected mode, or its somehow implemented within protected mode. And if it is implemented in protected mode, isn´t it too slow, to first adressaddress application space, thanthen offset, and thanthen paging folder, page and offset once again? Thank you for every response.

BIOS interrupts, priviledge levels and paging

I was learning about Intel 8086-80486 CPUs and their interactions with HW. But I still don´t understand it quite well. Please, help me fill blank spots. First, I know that CPU communicates with HW using BIOS interrupts. But, what really happens in PC, when I call some INT instruction? I know that according the interrupt table some instructions begin to execute, but how by executing some instructions can BIOS recognize what I want to do? Becouse as far as I know, CPU has no extra communication channel with BIOS, it can only adress memory and receive data. So how can I instruct BIOS to do something, when I can only adress RAM? Next thing I dont understand is about priviledge levels. I know about ring model, and acess rights, but how CPU knows which priviledge level has executed instruction? I think that these priviledges apply only when intruction is trying to adress memory, but how applications gets its priviledge level? I mean I know its level 3, but how its set? And last thing, I know that paging is adress scheme that is used to support aplication-transparent virtual memory, or swaping, but I could not find any informations about how is paging tied with protected mode. Like if paging is like next mode independent of protectet mode, or its somehow implemented within protected mode. And if it is implemented in protected mode, isn´t it too slow, to first adress application space, than offset, and than paging folder, page and offset once again? Thank you for every response.

BIOS interrupts, privilege levels and paging

I was learning about Intel 8086-80486 CPUs and their interactions with HW. But I still don´t understand it quite well. Please, help me fill blank spots.

First, I know that CPU communicates with HW using BIOS interrupts. But, what really happens in PC, when I call some INT instruction? I know that according the interrupt table some instructions begin to execute, but how by executing some instructions can BIOS recognize what I want to do? Becouse as far as I know, CPU has no extra communication channel with BIOS, it can only adress memory and receive data. So how can I instruct BIOS to do something, when I can only address RAM?

Next thing I don't understand is about privilege levels. I know about ring model, and access rights, but how does the CPU know which privilege level has executed an instruction? I think that these privileges apply only when intruction is trying to address memory, but how does an application get its privilege level? I mean I know its level 3, but how is it set?

And last thing, I know that paging is address scheme that is used to support aplication-transparent virtual memory, or swapping, but I could not find any information about how paging is tied with protected mode. Like if paging is like next mode independent of protected mode, or its somehow implemented within protected mode. And if it is implemented in protected mode, isn´t it too slow, to first address application space, then offset, and then paging folder, page and offset once again?

Source Link
Jack
Jack

BIOS interrupts, priviledge levels and paging

I was learning about Intel 8086-80486 CPUs and their interactions with HW. But I still don´t understand it quite well. Please, help me fill blank spots. First, I know that CPU communicates with HW using BIOS interrupts. But, what really happens in PC, when I call some INT instruction? I know that according the interrupt table some instructions begin to execute, but how by executing some instructions can BIOS recognize what I want to do? Becouse as far as I know, CPU has no extra communication channel with BIOS, it can only adress memory and receive data. So how can I instruct BIOS to do something, when I can only adress RAM? Next thing I dont understand is about priviledge levels. I know about ring model, and acess rights, but how CPU knows which priviledge level has executed instruction? I think that these priviledges apply only when intruction is trying to adress memory, but how applications gets its priviledge level? I mean I know its level 3, but how its set? And last thing, I know that paging is adress scheme that is used to support aplication-transparent virtual memory, or swaping, but I could not find any informations about how is paging tied with protected mode. Like if paging is like next mode independent of protectet mode, or its somehow implemented within protected mode. And if it is implemented in protected mode, isn´t it too slow, to first adress application space, than offset, and than paging folder, page and offset once again? Thank you for every response.